Your search matched **4** of **1131693** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enteri new one in the text box.

(area optimal) <and> (technology mapping) Search

Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 **Technology mapping for simultaneous gate and interconnect optimisation**
Lu, A.; Stenz, G.; Eisenmann, H.; Johannes, F.M.;
Computers and Digital Techniques, IEE Proceedings- , Volume: 146 , Issue: 1 , Jan. 1999
Pages:21 - 31

[Abstract] [PDF Full-Text (1124 KB)] **IEE JNL**

2 **A technology mapper for Xilinx FPGAs**
Chikodikar, M.Y.; Laddha, S.; Sirasao, A.;
VLSI Design, 1997. Proceedings., Tenth International Conference on , 4-7 Jan 1997
Pages:57 - 61

[Abstract] [PDF Full-Text (380 KB)] **IEEE CNF**

3 **A comparing study of technology mapping for FPGA**
Martin, H.-G.; Rosenstiel, W.;
Design, Automation and Test in Europe, 1998., Proceedings , 23-26 Feb. 199
Pages:939 - 940

[Abstract] [PDF Full-Text (16 KB)] **IEEE CNF**

4 **Non-disjoint decomposition of Boolean functions and its application FPGA-oriented technology mapping**
Rawski, M.; Jozwiak, L.; Nowicka, M.; Luba, T.;
EUROMICRO 97. 'New Frontiers of Information Technology'., Proceedings of th 23rd EUROMICRO Conference , 1-4 Sept. 1997
Pages:24 - 30

Your search matched **4** of **1131693** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enteri new one in the text box.

(area optimal) <and> (technology mapping) Search

Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

---

1 **Technology mapping for simultaneous gate and interconnect optimisation**
Lu, A.; Stenz, G.; Eisenmann, H.; Johannes, F.M.;
Computers and Digital Techniques, IEE Proceedings- , Volume: 146 , Issue: 1 , Jan. 1999
Pages:21 - 31

[Abstract] [PDF Full-Text (1124 KB)] **IEE JNL**

---

2 **A technology mapper for Xilinx FPGAs**
Chikodikar, M.Y.; Laddha, S.; Sirasao, A.;
VLSI Design, 1997. Proceedings., Tenth International Conference on , 4-7 Jan 1997
Pages:57 - 61

[Abstract] [PDF Full-Text (380 KB)] **IEEE CNF**

---

3 **A comparing study of technology mapping for FPGA**
Martin, H.-G.; Rosenstiel, W.;
Design, Automation and Test in Europe, 1998., Proceedings , 23-26 Feb. 199
Pages:939 - 940

[Abstract] [PDF Full-Text (16 KB)] **IEEE CNF**

---

4 **Non-disjoint decomposition of Boolean functions and its application FPGA-oriented technology mapping**
Rawski, M.; Jozwiak, L.; Nowicka, M.; Luba, T.;
EUROMICRO 97. 'New Frontiers of Information Technology'., Proceedings of th 23rd EUROMICRO Conference , 1-4 Sept. 1997
Pages:24 - 30

Your search matched **4** of **1131693** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enteri new one in the text box.

(depth optimal) <and> (technology mapping) Search

Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

---

1 **Structural gate decomposition for depth-optimal technology mappin LUT-based FPGA design**
Cong, J.; Yean-Yow Hwang;
Design Automation Conference Proceedings 1996, 33rd , 3-7 June 1996
Pages:726 - 729

[Abstract] [PDF Full-Text (388 KB)] **IEEE CNF**

---

2 **On area/depth trade-off in LUT-based FPGA technology mapping**
Cong, J.; Yuzheng Ding;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 2 , Issue: 2 , June 1994
Pages:137 - 148

[Abstract] [PDF Full-Text (1072 KB)] **IEEE JNL**

---

3 **DAOmap: a depth-optimal area optimization mapping algorithm for designs**
Chen, D.; Cong, J.;
Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conferer on , 7-11 Nov. 2004
Pages:752 - 759

[Abstract] [PDF Full-Text (908 KB)] **IEEE CNF**

---

4 **Hermes: LUT FPGA technology mapping algorithm for area minimiza with optimum depth**
Teslenko, M.; Dubrova, E.;
Computer Aided Design, 2004. ICCAD-2004. IEEE/ACM International Conferer on , 7-11 Nov. 2004